Home   |   Company   |   Products and Solutions   |   Partners   |   News & Events   |   Education & Consulting Services   |   Support   |   Contact
 
   
Electronic System Level DesignFPGA DesignFunctional VerificationIC DesignPCB Systems Design SolutionsDesign CreationAnalysis & VerificationFabrication Assembly & TestLayout & RoutingLibrary & Data ManagementManufacturingLP WizardExpedition EnterprisePADSCIS/PDM for PADS LogicBoard StationProducts A to ZProduct Lifecycle Management (PLM)System Modeling
 

PCB Design Creation

Mentor Graphics Design Creation tools provide the most integrated process for capturing, verifying and communicating design intent through the entire design flow. Capturing schematics, integrating ICs onto your PCB, and capturing/communicating electrical and physical rules to design teams and flow tools combine to provide increased design productivity and quality.

  • Complete design creation and definition with schematics and HDL
  • FPGA integration for reduced design cycles, improved performance and manufacturing results
  • Constraint editor provides common environment for managing electrical and physical requirements
  • Integrated with layout and routing environment
  • Library and data management with integration to the extended enterprise

Benefits

  • Integrates with Mentor's library and data management as well as the electronic industry's supply chain
  • Integrate FPGA design process with the PCB for shorter design cycles, improved system performance and lower manufacturing costs
  • Re-use design components for added productivity and quality
  • Edit design constraints in a single environment for layout, verification and analysis

 

DxDesigner
DxDesigner provides a sophisticated yet scalable design definition environment that integrates with Expedition Enterprise layout tools across multiple computing platforms.

 

I/O Designer 
I/O Designer offers a unique process for moving through the design flow, from the top level HDL description to the PCB level symbol, as well as to the physical pin information necessary for the FPGA place and route tools.

 

Constraint Editor System 
The Constraint Editor System (CES) provides a fully integrated, constraint-driven design methodology that reduces design costs and time-to-market by automating the communication of design rules and eliminating unnecessary PCB prototypes and re-spins.

 

Techpubs   Multimedia   Downloads   Succes Stories

 

 
 
InnoFour - Twentepoort Oost 61-02 - 7609 RG Almelo - The Netherlands